

## Inventor Name Search Result

Your Search was:

Last Name = SHIMASAKI

First Name = SHINYA

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">10744788</a>	<a href="#">7134042</a>	150	12/22/2003	FREQUENCY DETECTION CIRCUIT AND DATA PROCESSING APPARATUS	SHIMASAKI, SHINYA
<a href="#">10750970</a>	<a href="#">6826085</a>	150	01/05/2004	NONVOLATILE SEMICONDUCTOR MEMORY DEVICE CAPABLE OF ACCURATELY AND QUICKLY ADJUSTING STEP-UP VOLTAGE	SHIMASAKI, SHINYA
<a href="#">10808240</a>	Not Issued	30	03/25/2004	Pseudo-random number generator	SHIMASAKI, SHINYA
<a href="#">11723206</a>	Not Issued	25	03/16/2007	Data scramble/descramble technique for improving data security within semiconductor device	SHIMASAKI, SHINYA

Inventor Search Completed: No Records to Display.

**Search Another: Inventor**

Last Name  
**SHIMASAKI**

First Name  
**SHINYA**

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

# Inventor Information for 10/808240

Inventor Name	City	State/Country
SHIMASAKI, SHINYA	KAWASAKI-SHI	JAPAN

[Appln Info](#) [Contents](#) [Petition Info](#) [Atty/Agent Info](#) [Continuity/Reexam](#) [Foreign Data](#) [Inventor](#)

Search Another: Application #   or Patent#

PCT /  /  or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLOR GUIDE](#)[SUPPORT](#)

Results for "(shimasaki s.&lt;in&gt;au)"

Your search matched 1 of 1595071 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance in Descending order**. [e-mail](#)  [printer friendly](#)[» Search Options](#)[View Session History](#)[New Search](#)[Modify Search](#) [» Key](#)

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

Display Format:  Citation  Citation & Abstract [view selected items](#) [Select All](#) [Deselect All](#)

Check to search only within this results set

1. Applications of Low Temperature, AC Superconducting Magnets to Material Processing  
Kasahara, H.; Fujioka, K.; Taniguchi, S.; Ueno, K.; Shimasaki, S.;  
Applied Superconductivity, IEEE Transactions on  
Volume 16, Issue 2, June 2006 Page(s):1112 - 1115  
Digital Object Identifier 10.1109/TASC.2006.871335

[AbstractPlus](#) | Full Text: [PDF\(784 KB\)](#) IEEE JNL  
[Rights and Permissions](#)[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Author Search[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[SUPPORT](#)**② OPTION 1****Quick Find an Author:**

Enter a name to locate articles written by that author.

 

Select a name to view articles written by that author

[Shimasaki, C.](#)[Shimasaki, H.](#)[Shimasaki, K.](#)[Shimasaki, M.](#)[Shimasaki, N.](#)[Shimasaki, S.](#)[Shimasaki, T.](#)

Example: Enter Lockett S to obtain a list of authors with the last name Lockett and the first initial S.

**③ OPTION 2****Browse alphabetically**

Select a letter from the list.

[A](#) [B](#) [C](#) [D](#) [E](#) [F](#) [G](#) [H](#) [I](#) [J](#) [K](#) [L](#) [M](#) [N](#) [O](#) [P](#) [Q](#) [R](#) [S](#) [T](#) [U](#) [V](#) [W](#) [X](#) [Y](#) [Z](#)[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by  
 Inspec®

## □ Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORER GUIDE](#)
[SUPPORT](#)

Results for "(((pseudo-random <and> clock)<in>metadata))<and>((linear feedback shift register)..."  
 Your search matched 10 of 70 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

[e-mail](#) [Printer friendly](#)

## » Search Options

[View Session History](#)
[New Search](#)

## Modify Search

[Search](#)

 Check to search only within this results set

 Display Format:  Citation  Citation & Abstract

[view selected items](#)
[Select All](#) [Deselect All](#)

## » Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

 1. **E-BIST: enhanced test-per-clock BIST architecture**

Son, Y.; Chong, J.; Russell, G.;  
Computers and Digital Techniques, IEE Proceedings-  
 Volume 149, Issue 1, Jan. 2002 Page(s):9 - 15  
 Digital Object Identifier 10.1049/ip-cdt:20020158

[AbstractPlus](#) | Full Text: [PDF\(571 KB\)](#) IET JNL

 2. **An adjacency-based test pattern generator for low power BIST design**

Girard, P.; Guiller, L.; Landrault, C.; Pravossoudovitch, S.;  
Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth Asian  
 4-6 Dec. 2000 Page(s):459 - 464  
 Digital Object Identifier 10.1109/ATS.2000.893667

[AbstractPlus](#) | Full Text: [PDF\(544 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

 3. **The power consumption reducing technique of the pseudo-random test pattern generator and the signature analyzer for the built-in self-test**

Murashko, I.; Yarmolik, V.; Puczko, M.;  
CAD Systems in Microelectronics, 2003. CADSM 2003. Proceedings of the 7th International  
Conference. The Experience of Designing and Application of  
 18-22 Feb. 2003 Page(s):141 - 144  
 Digital Object Identifier 10.1109/CADSM.2003.1255008

[AbstractPlus](#) | Full Text: [PDF\(336 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

 4. **Seed encoding with LFSRs and cellular automata**

Al-Yamani, A.A.; McCluskey, E.J.;  
Design Automation Conference, 2003. Proceedings  
 2-6 June 2003 Page(s):560 - 565

[AbstractPlus](#) | Full Text: [PDF\(609 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

 5. **On the use of pseudorandom sequences for high speed resource allocators in superscalar processors**

Srinivasan, S.; John, L.K.;  
Computer Design, 1999. (ICCD '99) International Conference on  
 10-13 Oct. 1999 Page(s):124 - 130  
 Digital Object Identifier 10.1109/ICCD.1999.808416

[AbstractPlus](#) | Full Text: [PDF\(128 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

 6. **A Novel Keystream Generator using Pseudo Random Binary Sequences for Cryptographic Applications**

- 7. Behavioral test benches for digital clock and data recovery circuits using Verilog-A  
Ahmed, S.I.; Orthner, K.; Kwasniewski, T.A.;  
Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005  
18-21 Sept. 2005 Page(s):297 - 300  
Digital Object Identifier 10.1109/CICC.2005.1568664  
[AbstractPlus](#) | Full Text: [PDF\(256 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 8. High speed testing of a four-bit RSFQ decimation digital filter  
Herr, Q.P.; Gaj, K.; Herr, A.M.; Vukovic, N.; Mancini, C.A.; Bocko, M.F.; Feldman, M.J.;  
Applied Superconductivity, IEEE Transactions on  
Volume 7, Issue 2, Part 3, June 1997 Page(s):2975 - 2978  
Digital Object Identifier 10.1109/77.621942  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(512 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- 9. A Low-Power DC-DC Converter with Digital Spread Spectrum for Reduced EMI  
Trescases, O.; Guowen Wei; Wai Tung Ng;  
Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE  
18-22 June 2006 Page(s):1 - 7  
Digital Object Identifier 10.1109/PESC.2006.1712244  
[AbstractPlus](#) | Full Text: [PDF\(672 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 10. Modeling and simulation of time domain faults in digital systems  
Junior, D.B.; Vargas, F.; Santos, M.B.; Teixeira, I.C.; Teixeira, J.P.;  
On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International  
12-14 July 2004 Page(s):5 - 10  
[AbstractPlus](#) | Full Text: [PDF\(289 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

Search Session History

BROWSE

SEARCH

IEEE Xplore Guide

SUPPORT

Wed, 27 Jun 2007, 5:38:56 PM EST

Edit an existing query or  
compose a new query in the  
Search Query Display.

Search Query Display

Select a search number (#)  
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

#1 (shimasaki s.&lt;in&gt;au)

Results

1

#2 ((pseudo-random &lt;and&gt; clock)&lt;in&gt;metadata)

70

#3 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10

#4 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10

#5 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10

#6 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10

#7 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10

#8 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10

#9 (((pseudo-random <and> clock)<in>metadata))<AND>((linear  
feedback shift register) <or> lfsr<in>metadata))

10



Help Contact Us Privacy &amp; Security IEEE.org

© Copyright 2006 IEEE – All Rights Reserved